## ASDTM <br> AC Switch Family

## MAIN APPLICATIONS

- AC static switching in appliance control systems
- Drive of low power high inductive or resistive loads like
- relay, valve, solenoid, dispenser
- pump, fan, micro-motor
- defrost heater


## FEATURES

. Blocking voltage : $\mathrm{V}_{\text {DRM }} / \mathrm{V}_{\text {RRM }}=+/-700 \mathrm{~V}$

- Avalanche controlled : $\mathrm{V}_{\mathrm{CL}}$ typ $=1100 \mathrm{~V}$
- Nominal conducting current : $\mathrm{I}_{\mathrm{T}(\mathrm{RMS})}=1 \mathrm{~A}$
- Gate triggering current : $\mathrm{I}_{\mathrm{GT}}<10 \mathrm{~mA}$
- Switch integrated driver
- High noise immunity : static $d V / d t>500 \mathrm{~V} / \mu \mathrm{s}$


## BENEFITS

- No external protection snubber or varistor needed
- Enables equipment to meet IEC 61000-4-5 \& IEC 335-1 (DIL-8 package)
- Reduces component count up to $80 \%$
- Interfaces directly with the microcontroller
. Eliminates any gate kick back on the microcontroller
- Allows straightforward connection of several ACS ${ }^{\text {TM }}$ on same cooling pad (SOT-223)


## DESCRIPTION

The ACS110 belongs to the AC line switch family built around the ASD ${ }^{\text {TM }}$ concept. This high performance switch circuit is able to control a load up to 1 A.

The ACS ${ }^{\top M}$ switch embeds a high voltage clamping structure to absorb the inductive turn off energy and a gate level shifter driver to separate the digital controller from the main switch. It is triggered with a negative gate current flowing out of the gate pin.


FUNCTIONAL DIAGRAM


ABSOLUTE RATINGS (limiting values)
For either positive or negative polarity of pin OUT voltage in respect to pin COM voltage

| Symbol | Parameter |  |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {dRM }}$ / VRRM | Repetitive peak off-state voltage |  | $\mathrm{Tj}=-10^{\circ} \mathrm{C}$ | 700 | V |
| $I t_{\text {(RMS }}$ | RMS on-state current full cycle sine wave 50 to 60 Hz | SOT-223 | Ttab $=105^{\circ} \mathrm{C}$ | 1 | A |
|  |  | DIL-8 | Tlead $=110^{\circ} \mathrm{C}$ |  |  |
| ${ }_{\text {ITSM }}$ | Non repetitive surge peak on-state current Tj initial $=25^{\circ} \mathrm{C}$, full cycle sine wave |  | $\mathrm{F}=50 \mathrm{~Hz}$ | 8 | A |
|  |  |  | $\mathrm{F}=60 \mathrm{~Hz}$ | 11 | A |
| $1^{2} \mathrm{t}$ | Fusing capability |  | tp $=10 \mathrm{~ms}$ | 0.35 | $A^{2} \mathrm{~S}$ |
| dl/dt | Repetitive on-state current critical rate of rise $\mathrm{I}_{\mathrm{G}}=10 \mathrm{~mA}$ ( $\mathrm{tr}<100 \mathrm{~ns}$ ) | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | $\mathrm{F}=120 \mathrm{~Hz}$ | 50 | A/ $/ \mathrm{s}$ |
| VPP | Non repetitive line peak pulse voltage |  | note 1 | 2 | kV |
| Tstg | Storage temperature range |  |  | - 40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Tj | Operating junction temperature range |  |  | -30 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TI | Maximum lead soldering temperature during 10s |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |

Note 1: according to test described by IEC61000-4-5 standard \& Figure 3.

GATE CHARACTERISTICS (maximum values)

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{P}_{\mathrm{G}(\mathrm{AV})}$ | Average gate power dissipation | 0.1 | W |
| $\mathrm{I}_{\mathrm{GM}}$ | Peak gate current (tp $=20 \mu \mathrm{~s})$ | 1 | A |
| $\mathrm{~V}_{\mathrm{GM}}$ | Peak positive gate voltage (in respect to pin COM) | 5 | V |

## THERMAL RESISTANCES

| Symbol | Parameter |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Rth (j-a) | Junction to ambient $\mathrm{S}=5 \mathrm{~cm}^{2}$ | SOT-223 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | DIL-8 | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Rth (j-I) | Junction to tab/lead for full cycle sine wave conduction | SOT-223 | 20 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | ${ }^{\circ} \mathrm{CIL}-8$ | 15 | 15 |

$S$ = Copper surface under Tab

## PARAMETER DESCRIPTION

| Parameter Symbol |  |
| :--- | :--- |
| $I_{\text {GT }}$ | Triggering gate current |
| $V_{G T}$ | Triggering gate voltage |
| $V_{G D}$ | Non-triggering gate voltage |
| $I_{H}$ | Holding current |
| $I_{\mathrm{L}}$ | Latching current |
| $\mathrm{V}_{\text {TM }}$ | Peak on-state voltage drop |
| $\mathrm{V}_{\text {TO }}$ | On state threshold voltage |
| Rd | On state dynamic resistance |
| $\mathrm{I}_{\mathrm{DRM}} / \mathrm{I}_{\text {RRM }}$ | Maximum forward or reverse leakage current |
| $\mathrm{dV} / \mathrm{dt}$ | Critical rate of rise of off-state voltage |
| (dV/dt)c | Critical rate of rise of commutating off-state voltage |
| (dI/dt)c | Critical rate of decrease of commutating on-state current |
| $\mathrm{V}_{\mathrm{CL}}$ | Clamping voltage |
| $\mathrm{I}_{\mathrm{CL}}$ | Clamping current |

## ELECTRICAL CHARACTERISTICS

For either positive or negative polarity of pin OUT voltage respect to pin COM voltage excepted note $3^{*}$.

| Symbol | Test Conditions |  |  |  |  | Values | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IGT | Vout $=12 \mathrm{~V}$ (DC) | $\mathrm{R}_{\mathrm{L}}=140 \Omega$ | QII - QIII | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 10 | mA |
| $\mathrm{V}_{\mathrm{GT}}$ | Vout $=12 \mathrm{~V}$ (DC) | $\mathrm{R}_{\mathrm{L}}=140 \Omega$ | QII - QIII | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 1 | V |
| $V_{G D}$ | $V_{\text {OUT }}=\mathrm{V}_{\text {DRM }} \mathrm{R}_{\mathrm{L}}=3.3 \mathrm{k} \Omega$ |  |  | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | MIN | 0.15 | V |
| $\mathrm{IH}^{\text {}}$ | lout $=100 \mathrm{~mA}$ gate open |  |  | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 45 | mA |
| IL | $\mathrm{I}_{\mathrm{G}}=20 \mathrm{~mA}$ |  |  | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 65 | mA |
| $\mathrm{V}_{\text {TM }}$ | lout $=1.4 \mathrm{~A} \quad \mathrm{tp}=380 \mu \mathrm{~s}$ |  |  | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 1.3 | V |
| $\mathrm{V}_{\text {TO }}$ |  |  |  | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | MAX | 0.8 | V |
| Rd |  |  |  | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | MAX | 300 | $\mathrm{m} \Omega$ |
| IDRM/ IRRM | $\mathrm{V}_{\text {OUT }}=700 \mathrm{~V}$ |  |  | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | MAX | 2 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | MAX | 200 |  |
| dV/dt | $\mathrm{V}_{\text {Out }}=460 \mathrm{~V}$ gate open |  |  | $\mathrm{Tj}=110^{\circ} \mathrm{C}$ | MIN | 500 | $\mathrm{V} / \mu \mathrm{s}$ |
| (dI/dt)c | (dV/dt)c $=20 \mathrm{~V} / \mu \mathrm{s}$ |  |  | $\mathrm{Tj}=125^{\circ} \mathrm{C}$ | MIN | 0.5 | A/ms |
| $\mathrm{V}_{\text {CL }}$ | $\mathrm{I}_{\mathrm{CL}}=1 \mathrm{~mA} \quad \mathrm{tp}=1 \mathrm{~ms}$ |  |  | $\mathrm{Tj}=25^{\circ} \mathrm{C}$ | TYP | 1100 | V |

## AC LINE SWITCH BASIC APPLICATION

The ACS110 device is well adapted to Washing machine, dishwasher, tumble drier, refrigerator, water heaters,air-conditioning systems, microwave ovens and other cookware. It has been designed especially to switch on \& off low power loads such as solenoid, valve, relay, dispenser, micro-motor, pump, fan and defrost heaters.

Pin COM: Common drive reference to connect to the power line neutral
Pin G: Switch Gate input to connect to the digital controller
Pin OUT: Switch Output to connect to the load

This ACS ${ }^{T M}$ switch is triggered with a negative gate current flowing out of the gate pin G . It can be driven directly by the digital controller through a resistor as shown on the typical application diagram.
Several ACS110 devices can be connected on the same cooling PCB pad, which is the COM pin.
Thanks to its thermal and turn off commutation performances, the ACS110 switch is able to drive with no turn off additional snubber an inductive load up to 1 A .

## TYPICAL APPLICATION DIAGRAM



## HIGH INDUCTIVE SWITCH-OFF OPERATION

At the end of the last conduction half-cycle, the load current reaches the holding current level $\mathrm{l}_{\mathrm{H}}$, and the ACS $^{\top M}$ switch turns off. Because of the inductance $L$ of the load, the current flows then through the avalanche diode D and decreases linearly to zero. During this time, the voltage across the switch is limited to the clamping voltage $\mathrm{V}_{\mathrm{CL}}$.
The energy stored in the inductance of the load depends on the holding current $\mathrm{I}_{\mathrm{H}}$ and the inductance (up to 10 H ); it can reach about 10 mJ and is dissipated in the clamping diode section. The ACS switch sustains the turn off energy because its clamping section is designed for that purpose.

Fig. A: Turn-off operation of the ACS110 switch with an electro-valve: waveform of the pin OUT current lout and Out-COM voltage Vout.


Fig. B: ACS110 switch static characteristic.


## AC LINE TRANSIENT VOLTAGE RUGGEDNESS

The ACS110 switch is able to sustain safely the AC line transient voltages either by clamping the low energy spikes or by breaking over under high energy shocks, even with high turn-on current rises.
The test circuit of the figure C is representative of the final ACS application and is also used to stress the ACS switch according to the IEC 61000-4-5 standard conditions. Thanks to the load, the ACS switch sustains the voltage spikes up to 2 kV above the peak line voltage. It will break over safely even on resistive load where the turn on current rise is high as shown on figure D . Such non repetitive test can be done 10 times on each AC line voltage polarity.

Fig. C: Overvoltage ruggedness test circuit for resistive and inductive loads according to IEC61000-4-5 standards.
$R=150 \Omega, L=10 \mu H, V P P=2 k V$.


Fig. D: Current and Voltage of the ACS110 during IEC61000-4-5 standard test with $R=150 \Omega$, $\mathrm{L}=10 \mu \mathrm{H} \& \mathrm{VPP}=2 \mathrm{kV}$.


## OTHER FIGURES

Maximum power dissipation vs RMS on state current.
RMS on-state current vs ambient temperature, case temperature and package
Relative variation of thermal impedance junction to ambient vs pulse duration and package
Relative variation of gate trigger current vs junction temperature
Relative variation of holding and latching current vs junction
Relative variation of $\mathrm{dV} / \mathrm{dt}$ vs Tj
Relative variation of (dV/dt)c vs (di/dt)c
Surge peak on-state current vs number of cycles
Non repetitive surge peak on-state current for a sinusoidal pulse with $\mathrm{tp}<10 \mathrm{~ms}$, and corresponding of ${ }^{12 \mathrm{t}}$.
On-state characteristics (maximal values)
Thermal resistance junction to ambient vs copper surface under tab
Relative variation of critical (di/dt)c vs junction temperature

Fig. 1: Maximum power dissipation versus RMS on-state current.


Fig. 2-2: RMS on-state current versus ambient temperature.


Fig. 2-1: RMS on-state current versus tab or lead temperature.


Fig. 3: Relative variation of thermal impedance junction to ambient versus pulse duration.


Fig. 4: Relative variation of gate trigger current, holding current and latching versus junction temperature (typical values).


Fig. 6: Relative variation of critical rate of decrease of main current versus reapplied $\mathrm{dV} / \mathrm{dt}$ (typical values).


Fig. 8: Surge peak on-state current versus number of cycles.


Fig. 5: Relative variation of static $\mathrm{dV} / \mathrm{dt}$ versus junction temperature.


Fig. 7: Relative variation of critical rate of decrease of main current versus junction temperature.


Fig. 9: Non repetitive surge peak on-state current for a sinusoidal pulse with width $\mathrm{tp}<10 \mathrm{~ms}$, and corresponding value of $\mathrm{I}^{2 \mathrm{t}}$.


Fig. 10: On-state characteristics (maximum values).


Fig. 11: Thermal resistance junction to ambient versus copper surface under tab (printed circuit board FR4, copper thickness: $35 \mu \mathrm{~m}$ )


## ORDERING INFORMATION



PACKAGE OUTLINE MECHANICAL DATA SOT-223


## PACKAGE FOOT PRINT

SOT-223


ACS110-7SN/SB2

## PACKAGE OUTLINE MECHANICAL DATA

DIL-8


OTHER INFORMATION

| Ordering type | Marking | Package | Weight | Base qty | Delivery mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACS110-7SN | ACS1107S | SOT-223 | 0.12 g | 1000 | Tape \& reel |
| ACS110-7SB2 | ACS1107S | DIL8 | 0.6 g | 50 | Tube |

- Epoxy meets UL94,V0


#### Abstract

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.


The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - Printed in Italy - All rights reserved.
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

